Springer Science+Business Media New York, 1984. Logic Minimization Algorithms for VLSI Synthesis. In Proceedings International Conference on Computer Design (ICCD), pages 23–28, 1984. Synthesis and Optimization of Multistage Logic. In Proceedings International Symposium on Circuits and Systems (ISCAS), pages 49–54, 1982. The Decomposition and Factorization of Boolean Expressions. In Proceedings International Conference on Computer Design (ICCD), pages 552–557, October 1986. Multilevel Logic Minimization using Implicit Don’t-Cares. This process is experimental and the keywords may be updated as the learning algorithm improves. These keywords were added by machine and not by the authors. Although the system is still under development, pieces of an industrially designed chip have been re-synthesized with MIS and the results compare favorably with the manual designs. This paper provides an overview of the optimization system including the input language, the algorithms which minimize the area of the implementation, and the algorithms used to re-structure the logic network to meet the system-level timing constraints. The system includes algorithms for minimizing the area required to implement the logic equations, and a global timing optimization step which is used to change the form of the logic equations along the critical path in order to meet system-level timing constraints. MIS starts from a description of a combinational logic macro-cell and produces an optimized set of logic equations which preserves the input-output behavior of the macro-cell. MIS is a multi-level logic synthesis and minimization system and is an integral part of the Berkeley Synthesis Project.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |